



## CD4066BM/CD4066BC Quad Bilateral Switch

### General Description

The CD4066BM/CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BM/CD4016BC, but has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

### Features


- Wide supply voltage range                                    3V to 15V
- High noise immunity                                        0.45 V<sub>DD</sub> (typ.)
- Wide range of digital and                                    ± 7.5 V<sub>PEAK</sub>  
analog switching
- "ON" resistance for 15V operation                        80Ω
- Matched "ON" resistance                                     $\Delta R_{ON} = 5\Omega$  (typ.)  
over 15V signal input
- "ON" resistance flat over peak-to-peak signal range
- High "ON"/"OFF"    65 dB (typ.)  
output voltage ratio    @ f<sub>IS</sub> = 10 kHz, R<sub>L</sub> = 10 kΩ
- High degree linearity                                        0.1% distortion (typ.)  
High degree linearity    @ f<sub>IS</sub> = 1 kHz, V<sub>IS</sub> = 5V p-p,  
High degree linearity    V<sub>DD</sub> - V<sub>SS</sub> = 10V, R<sub>L</sub> = 10 kΩ

- Extremely low "OFF"                                        0.1 nA (typ.)  
switch leakage    @ V<sub>DD</sub> - V<sub>SS</sub> = 10V, T<sub>A</sub> = 25°C
- Extremely high control input impedance                    10<sup>12</sup>Ω (typ.)
- Low crosstalk    -50 dB (typ.)  
between switches    @ f<sub>IS</sub> = 0.9 MHz, R<sub>L</sub> = 1 kΩ
- Frequency response, switch "ON"                        40 MHz (typ.)

### Applications

- Analog signal switching/multiplexing
  - Signal gating
  - Squelch control
  - Chopper
  - Modulator/Demodulator
  - Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal-gain


### Schematic and Connection Diagrams



#### Order Number CD4066B\*

\*Please look into Section 8, Appendix D  
for availability of various package types.

#### Dual-In-Line Package



Top View

TL/F/5665-1

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{DD}$ )	−0.5V to +18V
Input Voltage ( $V_{IN}$ )	−0.5V to $V_{DD}$ +0.5V
Storage Temperature Range ( $T_S$ )	−65°C to +150°C
Power Dissipation ( $P_D$ )	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature ( $T_L$ )	
(Soldering, 10 seconds)	300°C

**Recommended Operating Conditions** (Note 2)

Supply Voltage ( $V_{DD}$ )	3V to 15V
Input Voltage ( $V_{IN}$ )	0V to $V_{DD}$
Operating Temperature Range ( $T_A$ )	
CD4066BM	−55°C to +125°C
CD4066BC	−40°C to +85°C

**DC Electrical Characteristics** CD4066BM (Note 2)

Symbol	Parameter	Conditions	−55°C		+ 25°C			+ 125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$			0.25	0.01	0.25		7.5	$\mu A$
					0.5	0.01	0.5		15	$\mu A$
					1.0	0.01	1.0		30	$\mu A$

**SIGNAL INPUTS AND OUTPUTS**

$R_{ON}$	"ON" Resistance	$R_L = 10 k\Omega$ to $\frac{V_{DD} - V_{SS}}{2}$ $V_C = V_{DD}$ , $V_{IS} = V_{SS}$ to $V_{DD}$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		800		270	1050		1300	$\Omega$
				310		120	400		550	$\Omega$
				200		80	240		320	$\Omega$
$\Delta R_{ON}$	Δ"ON" Resistance Between any 2 of 4 Switches	$R_L = 10 k\Omega$ to $\frac{V_{DD} - V_{SS}}{2}$ $V_C = V_{DD}$ , $V_{IS} = V_{SS}$ to $V_{DD}$ $V_{DD} = 10V$ $V_{DD} = 15V$			10	5				$\Omega$
										$\Omega$
$I_{IS}$	Input or Output Leakage Switch "OFF"	$V_C = 0$ $V_{IS} = 15V$ and $0V$ , $V_{OS} = 0V$ and $15V$		$\pm 50$		$\pm 0.1$	$\pm 50$		$\pm 500$	$nA$

**CONTROL INPUTS**

$V_{ILC}$	Low Level Input Voltage	$V_{IS} = V_{SS}$ and $V_{DD}$ $V_{OS} = V_{DD}$ and $V_{SS}$ $I_{IS} = \pm 10 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		1.5		2.25	1.5		1.5	$V$
				3.0		4.5	3.0		3.0	$V$
				4.0		6.75	4.0		4.0	$V$
$V_{IHC}$	High Level Input Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ (see note 6) $V_{DD} = 15V$	3.5		3.5	2.75		3.5		$V$
			7.0		7.0	5.5		7.0		$V$
			11.0		11.0	8.25		11.0		$V$
$I_{IN}$	Input Current	$V_{DD} - V_{SS} = 15V$ $V_{DD} \geq V_{IS} \geq V_{SS}$ $V_{DD} \geq V_C \geq V_{SS}$		$\pm 0.1$		$\pm 10^{-5}$	$\pm 0.1$		$\pm 1.0$	$\mu A$

**DC Electrical Characteristics** CD4066BC (Note 2)

Symbol	Parameter	Conditions	−40°C		+ 25°C			+ 85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		1.0		0.01	1.0		7.5	$\mu A$
				2.0		0.01	2.0		15	$\mu A$
				4.0		0.01	4.0		30	$\mu A$

**DC Electrical Characteristics** (Continued) CD4066BC (Note 2)

Symbol	Parameter	Conditions	−40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
<b>SIGNAL INPUTS AND OUTPUTS</b>										
R <sub>ON</sub>	"ON" Resistance	R <sub>L</sub> = 10 kΩ to $\frac{V_{DD} - V_{SS}}{2}$ V <sub>C</sub> = V <sub>DD</sub> , V <sub>SS</sub> to V <sub>DD</sub> V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	850		270	1050		1200		Ω
ΔR <sub>ON</sub>	Δ"ON" Resistance Between Any 2 of 4 Switches	R <sub>L</sub> = 10 kΩ to $\frac{V_{DD} - V_{SS}}{2}$ V <sub>CC</sub> = V <sub>DD</sub> , V <sub>S</sub> = V <sub>SS</sub> to V <sub>DD</sub> V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V			10					Ω
I <sub>S</sub>	Input or Output Leakage Switch "OFF"	V <sub>C</sub> = 0		± 50		± 0.1	± 50		± 200	nA
<b>CONTROL INPUTS</b>										
V <sub>IIC</sub>	Low Level Input Voltage	V <sub>S</sub> = V <sub>SS</sub> and V <sub>DD</sub> V <sub>O</sub> = V <sub>DD</sub> and V <sub>SS</sub> I <sub>S</sub> = ± 10 μA V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V
V <sub>IHC</sub>	High Level Input Voltage	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V (See note 6) V <sub>DD</sub> = 15V	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = V <sub>SS</sub> = 15V V <sub>DD</sub> ≥ V <sub>S</sub> ≥ V <sub>SS</sub> V <sub>DD</sub> ≥ V <sub>C</sub> ≥ V <sub>SS</sub>		± 0.3		± 10 <sup>-5</sup>	± 0.3		± 1.0	μA
<b>AC Electrical Characteristics*</b> T <sub>A</sub> = 25°C, t <sub>f</sub> = t <sub>r</sub> = 20 ns and V <sub>SS</sub> = 0V unless otherwise noted										
Symbol	Parameter	Conditions	Min	Typ	Max					Units
t <sub>PHL</sub> , t <sub>TPLH</sub>	Propagation Delay Time Signal Input to Signal Output	V <sub>C</sub> = V <sub>DD</sub> , C <sub>L</sub> = 50 pF, (Figure 1) R <sub>L</sub> = 200k V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V			25 15 10		55 35 25			ns
t <sub>PZH</sub> , t <sub>TPLZ</sub>	Propagation Delay Time Control Input to Signal Output High Impedance to Logical Level	R <sub>L</sub> = 1.0 kΩ, C <sub>L</sub> = 50 pF, (Figures 2 and 3) V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V					125 60 50			ns
t <sub>PHZ</sub> , t <sub>TPLZ</sub>	Propagation Delay Time Control Input to Signal Output Logical Level to High Impedance Sine Wave Distortion	R <sub>L</sub> = 1.0 kΩ, C <sub>L</sub> = 50 pF, (Figures 2 and 3) V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V V <sub>C</sub> = V <sub>DD</sub> = 5V, V <sub>SS</sub> = −5V R <sub>L</sub> = 10 kΩ, V <sub>S</sub> = 5V <sub>p-p</sub> , f = 1 kHz, (Figure 4) V <sub>C</sub> = V <sub>DD</sub> = 5V, V <sub>SS</sub> = −5V, R <sub>L</sub> = 1 kΩ, V <sub>S</sub> = 5V <sub>p-p</sub> , 20 Log <sub>10</sub> V <sub>O</sub> /V <sub>S</sub> (1 kHz) − dB, (Figure 4)			0.1		125 60 50			%
	Frequency Response-Switch "ON" (Frequency at −3 dB)				40					MHz

## AC Electrical Characteristics\* (Continued) $T_A = 25^\circ\text{C}$ , $t_r = t_f = 20 \text{ ns}$ and $V_{SS} = 0\text{V}$ unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Feedthrough — Switch "OFF" (Frequency at -50 dB)	$V_{DD} = 5.0\text{V}$ , $V_{CC} = V_{SS} = -5.0\text{V}$ , $R_L = 1\text{k}\Omega$ , $V_{IS} = 5.0\text{V}_{\text{p-p}}$ , $20\log_{10}$ , $V_{OS}/V_{IS} = -50 \text{ dB}$ , (Figure 4)		1.25		
	Crosstalk Between Any Two Switches (Frequency at -50 dB)	$V_{DD} = V_{C(A)} = 5.0\text{V}$ ; $V_{SS} = V_{C(B)} = 5.0\text{V}$ , $R_L = 1\text{k}\Omega$ , $V_{IS(A)} = 5.0\text{V}_{\text{p-p}}$ , $20\log_{10}$ , $V_{OS(B)}/V_{IS(A)} = -50 \text{ dB}$ (Figure 5)		0.9		MHz
	Crosstalk; Control Input to Signal Output	$V_{DD} = 10\text{V}$ , $R_L = 10\text{k}\Omega$ , $R_{IN} = 1.0\text{k}\Omega$ , $V_{CC} = 10\text{V}$ Square Wave, $C_L = 50\text{pF}$ (Figure 6)		150		$\text{mV}_{\text{p-p}}$
	Maximum Control Input	$R_L = 1.0\text{k}\Omega$ , $C_L = 50\text{pF}$ , (Figure 7) $V_{OS(\text{f})} = \frac{1}{2}V_{OS}(1.0\text{kHz})$ $V_{DD} = 5.0\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		6.0		MHz
$C_{IS}$	Signal Input Capacitance			8.0		pF
$C_{OS}$	Signal Output Capacitance	$V_{DD} = 10\text{V}$		8.0		pF
$C_{IOS}$	Feedthrough Capacitance	$V_C = 0\text{V}$		0.5		pF
$C_{IN}$	Control Input Capacitance			5.0	7.5	pF

\*AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2:  $V_{SS} = 0\text{V}$  unless otherwise specified.

Note 3: These devices should not be connected to circuits with the power "ON".

Note 4: In all cases, there is approximately 5 pF of probe and jig capacitance in the output; however, this capacitance is included in  $C_L$  wherever it is specified.

Note 5:  $V_{IS}$  is the voltage at the in/out pin and  $V_{OS}$  is the voltage at the out/in pin.  $V_C$  is the voltage at the control input.

Note 6: Conditions for  $V_{IH}$ : a)  $V_{IS} = V_{DD}$ ,  $I_{OS}$  = standard B series  $I_{OH}$       b)  $V_{IS} = 0\text{V}$ ,  $I_{OL}$  = standard B series  $I_{OL}$ .

## AC Test Circuits and Switching Time Waveforms





FIGURE 1.  $t_{PHL}$ ,  $t_{PLH}$  Propagation Delay Time Signal Input to Signal Output





FIGURE 2.  $t_{PZH}$ ,  $t_{PHZ}$  Propagation Delay Time Control to Signal Output





FIGURE 3.  $t_{PZL}$ ,  $t_{PLZ}$  Propagation Delay Time Control to Signal Output

TL/F/5665-2

## AC Test Circuits and Switching Time Waveforms (Continued)




FIGURE 4. Sine Wave Distortion, Frequency Response and Feedthrough




FIGURE 5. Crosstalk Between Any Two Switches




FIGURE 6. Crosstalk: Control Input to Signal Output








FIGURE 7. Maximum Control Input Frequency

## Typical Performance Characteristics



TL/F/5666-4

## Special Considerations

In applications where separate power sources are used to drive  $V_{DD}$  and the signal input, the  $V_{DD}$  current capability should exceed  $V_{DD}/R_L$  ( $R_L$  = effective external load of the 4 CD4066BM/CD4066BC bilateral switches). This provision avoids any permanent current flow or clamp action of the  $V_{DD}$  supply when power is applied or removed from CD4066BM/CD4066BC.

In certain applications, the external load-resistor current may include both  $V_{DD}$  and signal-line components. To avoid

drawing  $V_{DD}$  current when switch current flows into terminals 1, 4, 8 or 11, the voltage drop across the bidirectional switch must not exceed 0.6V at  $T_A \leq 25^\circ\text{C}$ , or 0.4V at  $T_A > 25^\circ\text{C}$  (calculated from  $R_{ON}$  values shown).

No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminals 2, 3, 9 or 10.